How to Streamline Universal Verification Methodology Process
The increasing prevalence of electronic systems results in complexly that make designing such integrated
circuits challenging, but also turns the verification process into a rigorous and time-consuming step. Originally, verification of the integrated circuit used to be performed manually, however with the exponential growth rate of the circuit’s complexity the process needed to be automated and streamlined as much as possible.
Since there are countless methods to define and automatically generate, check and report test vectors (stimulus); the verification engineering community gathered their skills and expertise and defined a Universal Verification Methodology (UVM) as a standardized solution for such tasks.
SystemVerilog and UVM provide mechanisms to create company-wide consistency and reusable verification components for checking, coverage collection, and stimulus generation, and to modify the behavior of those components for specific tests. However, SystemVerilog and UVM provide more than this, so much more, in fact, that the learning curve can be difficult for novice engineers.
This whitepaper discusses design verification using the UVM methodology and how to ramp up your use of UVM productivity.
The whitepaper discusses:
- How to get started with the basics of UVM
- Where to find reliable UVM resources
- The use of constrained-random stimulus
- How to use UVM to productively test registers and memory maps
- How to avoid mistakes and speed up the learning process