IVerifySpec | Agnisys

Home
Archive by Category "IVerifySpec"

2015 Year End review – DV Challenges

December 30, 2015 Antonio F Mondragon Comments Off

Wow what a marvelous year 2015 has been to Agnisys, with full of events at the various technical exhibitions, new customers, new features and new products and not to forget

Getting Ready for DVCon India 2014

September 24, 2014 Antonio F Mondragon Comments Off

It is penultimate day – the day before the big event!

Preparing and launching the first ever DVCon India event feels like taxiing a plane down the runway, ready to take

EDA Companies must Collaborate or Die

September 10, 2013 monikasharma85@gmail.com Comments Off

Recently at the sidelines of DAC, Anupam Bakshi, CEO of Agnisys, Inc. sat down with Karen Bartleson, Director of Community Marketing at Synopsys to discuss a very

Using IVerifySpec to test IDesignSpec: A case of doctor eating his own medicine!

May 28, 2013 monikasharma85@gmail.com Comments Off

IDesignSpec generates several outputs from a single spec. We started out as a simple tool that just dealt with registers. After 6 years the tool has metamorphosed

Agnisys makes Design Verification process extremely efficient!

May 28, 2013 monikasharma85@gmail.com Comments Off

Agnisys Inc. was established in 2007 in Massachusetts, USA, with a mission to deliver innovative automation to

5 tips to speed up regressions

September 22, 2010 monikasharma85@gmail.com Comments Off

Hardware design verification consumes more than 60% of resources, often more than that. These resources are not just engineers but also time, machines and licenses. Speeding-up regression run-time not only reduces