Top 2018 Agnisys Resources
Every year we take a look back at the resources we've created to determine what you've found most useful. We invite you to take a look below at our top
Read more
What ARE the Root Causes of Functional Flaws?
By Louie de Luna, Agnisys Director of North American Sales and Marketing Functional flaws in our everyday electronics are annoying. Internet routers can suddenly stop working, or our smart phones can
Read more
2015 Year End review – DV Challenges
Wow what a marvelous year 2015 has been to Agnisys, with full of events at the various technical exhibitions, new customers, new features and new products and not to forget
Read moreMusings from ARM TechCon Santa Clara 2015
The first day for exhibitors had lots of foot-traffic. Mostly casual onlookers, but a few who were genuinely interested in Agnisys. Since it was our first foray into ARM TechCon,
Read moreQuesta® VIP validates IDesignSpec generated IP
July 22, 2015
monikasharma85@gmail.com
Comments Off on Questa® VIP validates IDesignSpec generated IP
In our domain, we automatically generate registers and memory interface which can interface with all the standard bus protocols. If we take a look at the AMBA®AXI4Lite bus protocol, it
Read moreSemiconductor Data Sheet Automation – Just The Way You Want It
July 11, 2015
Al Tarbutton
Comments Off on Semiconductor Data Sheet Automation – Just The Way You Want It
Moore's law prediction about the increase in density of an SoC design continues to prove accurate with each advancement of
Read more
Automatic Register Verification Gains Acceptance at DAC
June 14, 2015
Antonio F Mondragon
Comments Off on Automatic Register Verification Gains Acceptance at DAC
With the Design Automation Conference wrapping up this week in San Francisco, there is one thing we can say for sure - Automatic Register Verification (ARV) gains acceptance with design
Read moreHow To Create Complex Registers in IDesignSpec
May 28, 2015
monikasharma85@gmail.com
Comments Off on How To Create Complex Registers in IDesignSpec
We talk about creation of complex registers in IDesignSpec, generation of their suitable RTL and UVM models. The Software addressable registers in your design
Read moreSemiconductor Register Specification: Shadow of a Shadow
March 4, 2015
Antonio F Mondragon
Comments Off on Semiconductor Register Specification: Shadow of a Shadow
So we have been working in the register specification space for a long time. We came out with the IDesignSpec tool around 2010. Five years of constant refinement and evolution
Read moreCERN Selects IDesignSpec for The TOTEM Experiment Project at the Large Hadron Collider
December 10, 2014
Antonio F Mondragon
Comments Off on CERN Selects IDesignSpec for The TOTEM Experiment Project at the Large Hadron Collider
Read more