lp header

Thank You for Requesting to meet with us at DVCon.

A member of our team will follow up with you and provide the analysis you requested.

In the meantime, please feel free to read our recent articles or see what we have available on our resource page.

Here are our most recent articles.

Building block for UVM RAL
April 15, 2024

The Significance of the Register Model in UVM

Discover the importance of UVM Register Model in hardware verification. Learn how it simplifies complexity, streamlines access, and ensures reliable design stability.

April 11, 2024

5 Reasons for Using an Open Source Register Automation Tool | Agnisys

Register automation is an integral part of IP and SoC development. Many open-source tools have also emerged that can be used for register automation.

IP-XACT
April 9, 2024

Getting Started with IP-XACT for IP Design

IP-XACT streamlines the process of IP packaging and integration by providing a common framework for describing IP components