Welcome to the Agnisys Demonstration Channel

Watch the Automatic Register Verification (ARV) demonstration video

This video shows automatic register verification of one of the design flows supported by IDesignSpec and ARV-Sim™; from Microsoft word through to and including register verification.

The Video Explains:Register Verification Demonstration Video

  • How to create an address map with IDesignSpec
  • How to automatically generate a UVM register model
  • How to automatically create a UVM test bench for the register verification
  • How to automatically create a verification plan for the registers
  • How to automatically annotate the verification plan with verification results

Watch the verification in progress and see the results of a passing and failing example design

To watch the video, please complete the form on the right

Video: How to create parameterized specification for semiconductor IP Design

This video walks you through the process of creating parameterized specification for a semiconductor IP design and then how to integrate it easily into a larger design.

how to create a parameterized IP block for an SoC DesignIn this video you will learn:

  • How to create a parameterized IP specification
  • How to change:
    • The default value
    • The number of registers
    • The number of register groups
    • The register offset
  • How to create a reference to a parameterized IP block

To watch the video, please complete the form on the right

Video: 11/12/14 Webinar Titled “The Complete Solution for Register Specification, Design and Verification”

This is a video of the webinar on November 12th 2014.  The session includes the demonstration and the question and answer session at the end.  It is a great way to learn about the Agnisys tool flow on your schedule.

Agnisys IDesignSpec WebinarThis 45 minute video covers these topics:

  • Introduction to IDesignSpec
  • How to develop correct-by-construction register definitions from a single register specification Auto-generate a range of outputs from a single specification
    • accepting Word, Excel, SystemRDL, XML, IP-XACT, CSV, Framemaker, RALF, and custom inputs
    • generating Verilog, VHDL or SV RTL, UVM, C/C++ Headers, RALF, XML, IP-XACT, SystemRDL, PDF, HTML, custom outputs (via Tcl)
  • Support for all popular bus types like AXI, AHB, APB, AVALON, OCP-IP etc.
  • Advanced topicssuch as parameterization, multiple bus domains, channelization, constraints, coverage, backdoor access, low-power RTL and special registers
  • Auto generation of the Complete’ verification environment, over and above UVM including bus agents, virtual sequencers, RTL, associated tests, and an annotated verification plan

To watch the video, please complete the form on the right

Complete this form to view these video demonstrations