

DVinsight is a Smart-Editor for development of Universal Verification Methodology (UVM) based System Verilog (SV) Design Verification (DV) code.

DVinsight enables Design Verification engineers to create correct-by-construction SV/UVM code because it provides helpful insight into code and ensures compliance with the best practices for using UVM, while adhering to established standards. It reduces the learning curve for new DV engineers while accelerating error-free code development for expert DV engineers.

## Features that improve DV productivity and reduce UVM learning curve

- ▶ Helpful on-the-fly checks and guides for creating SV/UVM code
- ▶ Automatic compliance with 100s of best-practice UVM guidelines. Guidelines are based on years of practical SV/UVM experience
- ▶ Light-weight tool that enhances code creation productivity
- ▶ Maintain current context using several inline editors
- ▶ Auto code completion
- ▶ Context based hints and outline
- ▶ VIM and Emacs modes for rapid adoption
- ▶ Link to all popular simulators

```
250     endgroup
251
252     // Function : new
253
254     function new(string name = "dma_main_CSR_MAIN");
255         super.new(name, 32, build_coverage(UVM_CVR_REG_BITS + UVM_CVR_FIELD_VALS));
256     endfunction
257
258     library
259     if (has_coverage(UVM_CVR_REG_BITS)) begin
260         wr_cg_bits = new();
261         rd_cg_bits = new();
262     end
263
264     if (has_coverage(UVM_CVR_FIELD_VALS)) begin
265         wr_cg_vals = new();
266         rd_cg_vals = new();
267     end
268 endfunction
```

## Built-in rules that ensure correct-by-construction DV code:

- ▶ Ensure proper use of UVM phasing with appropriate code in each phase
- ▶ Ensure proper use of template pattern and implementation of "do" methods
- ▶ Ensure proper inherited class method signatures
- ▶ Ensure proper signatures of all phase methods
- ▶ Ensure proper naming and class organization
- ▶ Ensure proper use of UVM Factory pattern

## Pricing:

**DVinsight-Pro is a "Freemium" product, download it now for free**

## Support:

Purchase optional support

## Availability:

Linux (RedHat 7, Ubuntu 10)

Windows (32 and 64 bit)

For more details please visit: <https://www.agnisys.com/design-verification-editor-checker-sv-uvm/>

**Agnisys Inc.** is a leading Electronic Design Automation (EDA) supplier of innovative software to solve complex design and verification problems for system development with certainty. IDesignSpec™ (Register Generator), ISequenceSpec™ (Portable Sequence Generator), SoC-E™ (SoC Design Intent Verification), DVinsight™ (Smart Editor for SV/UVM) enable design and verification teams to improve productivity and quality.

© 2017 Agnisys, Inc. IDesignSpec, ISequenceSpec, SoC-E, DVinsight, IVerifySpec and IAssertSpec are trademarks of Agnisys, Inc. All others are property of their respective owners. Information subject to change without notice.

Agnisys, Inc. 75 Arlington St. Suite 500, Boston, MA - 02116, USA. Email: [info@agnisys.com](mailto:info@agnisys.com), Web: [www.agnisys.com](http://www.agnisys.com). Phone: 1855-VERIFY