RTL | Agnisys

Home
Posts Tagged "RTL"

System-Level Register and Sequence Verification with UVM and Embedded C/C++

September 23, 2021 Uttam Sarkar 0

As regular readers know, Agnisys is the leader in specification automation. From various forms of executable design specifications, we generate the SystemVerilog RTL design, Universal Verification Methodology (UVM) testbench models

Automating the UVM Register Abstraction Layer (RAL)

April 27, 2021 Uttam Sarkar 0

It’s hard to think of any electronic design automation (EDA) innovation that’s had more impact than the Universal Verification Methodology (UVM). After decades of ad hoc designer-centric simulation and a