Log In
Agnisys
  • Products
    • IDesignSpec™
      • IDS NextGen™
    • ASVV™
    • Specta-AV™
      • ARV™
      • ISequenceSpec™
    • SLIP-G™
    • SoC Enterprise™
    • DVinsight™
  • Services
    • Hardware Verification
    • Register Management & Automation
    • Training Services
  • Media Room
    • Newsletter
    • Blog | Agnisys
    • Whitepaper & Case Study
    • Videos
    • Press Release
    • Events
    • Press Coverage
    • Resources
    • Our Customers
    • Testimonials
  • About Us
    • Company Overview
    • Management
    • Career
    • Partner Program
      • Agnisys Fusion Partner Program
      • Spark Higher Education Program
  • Contact
Log In

Verification | Agnisys

  • Home
  • /
  • Posts Tagged "Verification"

System-Level Register and Sequence Verification with UVM and Embedded C/C++

September 23, 2021 Uttam Sarkar 0

As regular readers know, Agnisys is the leader in specification automation. From various forms of executable design specifications, we generate the SystemVerilog RTL design, Universal Verification Methodology (UVM) testbench models

Read more

Automating IP Design and Verification

August 16, 2020 Uttam Sarkar 0

In my last post, I mentioned the three products we announced at the virtual Design Automation Conference (DAC) this year: SoC Enterprise™ (SoC-E), Standard Library of IP Generators

Read more

Automating Register Verification with 100% Functional Coverage

December 3, 2018 marketing@agnisys.com 0

 By Louie de Luna, Agnisys Director of Sales and Marketing UVM has certainly improved reusability of verification environments for SoC projects, significantly lowering the verification costs throughout the electronics industry. Since

Read more

Questa® VIP validates IDesignSpec generated IP

July 22, 2015 monikasharma85@gmail.com Comments Off on Questa® VIP validates IDesignSpec generated IP

In our domain, we automatically generate registers and memory interface which can interface with all the standard bus protocols. If we take a look at the AMBA®AXI4Lite bus protocol, it

Read more

Electronic Design Automation Trade Show Update – 52DAC

June 27, 2015 Antonio F Mondragon Comments Off on Electronic Design Automation Trade Show Update – 52DAC

Overheard a lot of talk about “Shift Left” – which refers to the higher levels of abstraction leading to higher levels of productivity. I find that interesting as we at

Read more

DVCON 2014: Strong Focus on both, Design & Verification

February 5, 2014 monikasharma85@gmail.com Comments Off on DVCON 2014: Strong Focus on both, Design & Verification

Here we go! The Design and Verification Conference (DVCON 2014) is round the corner. Make sure you register for the event which has been one of the premier

Read more

#47DAC musings

June 19, 2010 monikasharma85@gmail.com 1

We almost didn’t go to DAC this year, and that would have been a big mistake. Monday started out with one of our biggest competitor dropping by to say hello

Read more

Great turnout at the Design Automation Conference

July 28, 2009 monikasharma85@gmail.com Comments Off on Great turnout at the Design Automation Conference

We had a great first day at DAC. All the talk about recession and economic doom were hard to believe. People were enthusiastic and upbeat. Even the guys and gals

Read more
Recent Posts
  • Tool Qualification Kit for Functional Safety Compliance
  • Tight Generator Interface support in SoC-E
  • Chip-in-Chip support for multiple input format
  • Formal Verification through ARV-Formal™
  • Automating UVM-Based IP and SoC Functional Verification

Products

  • IDesignSpec™
  • ISequenceSpec™
  • IDS NextGen™
  • ARV™
  • DVInsight™

Services

  • Hardware Design
  • Register Management & Design
  • Training Service

Media Room

  • Events
  • Newsletters
  • Blog | Agnisys
  • Whitepaper & Case Study
  • Videos
  • Testimonials
  • Our Customers
  • Press Release

About Company

  • Company Overview
  • Management
  • Career
  • Agnisys Partners
  • Contact

Copyright© 2022 Agnisys, Inc. All Rights Reserved.