lp header

Agnisys to Present at the DAC in San Francisco

BOSTON, MA, May 23, 2018 – Agnisys will announce innovative solutions for complex design and verification problems in system development at the Design Automation Conference (DAC) in San Francisco, CA.

“Agnisys is committed to offering electronic engineers an edge with our state-of-the-art solutions,” said Anupam Bakshi, Agnisys CEO. “At DAC we are excited to introduce breakthrough innovations in Functional Safety, Machine Learning, IoT, and more.”

Visitors to Agnisys’ booth at DAC will also have the opportunity to take a quiz for a chance to win a da Vinci Wireless 3D Printer.

Design Automation Conference (DAC) 2018 Booth #1345

Technical Sessions and Demos
June 25-27, 2018 from 10:00am to 6:00pm

Role of Functional Safety in Automotive Product Development

Functional Safety has seen a rapid transformation in the past few years. Addressing complex issues such as liability, fault detection, IP Verification, Traceability Requirements, Cyclic Redundancy Check (CRC) and Parity, and more in a high-volume, cost-sensitive industry is no small task.
Learn how Agnisys will deliver a new edge to functional security by providing an end-to-end functional safety solution that reduces the overall automotive compliance effort. Agnisys IDesignSpec™ has been enhanced to cater to these growing needs of functional safety in the automotive industry with new features that include aspects of functional safety through all phases of the system development process.

Machine Learning for the Next Generation

Machine Learning/Deep Learning applications require Hyper Parameters. While in software these parameters are easy to control manipulate, however when Machine Learning applications are implemented in hardware, these hyperparameters are typically converted into register settings addressable by a register bus. These register-based hyperparameters can run into thousands if not tens of thousands.

As experts in the field of register and sequence specification, learn how Agnisys is making headway with home-grown machine-learning algorithms — and applying it to multi-platform product IDS NextGen™ to help users create SoC specification at an enterprise level.

The interplay of IoT in Electronic Design

IoTs have placed a greater demand on the semiconductor industry to deliver embedded systems at a faster pace and with high quality. Due to time to market pressures, IoTs have also reduced the time gap between verification and validation.

Learn how Agnisys has reduced the turnaround time from specification to the realization of hardware and software targeting FPGAs and ASICs using ISequenceSpec™.

We invite you to visit here or contact us to learn more.

About the Design Automation Conference (DAC)

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems and for Electronic Design Automation (EDA) and silicon solutions. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic System Design Alliance (ESDA), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design. www.dac.com

About Agnisys

Agnisys Inc. is a leading supplier of Electronic Design Automation (EDA) software for solving complex design and verification problems for system development. Agnisys products provide a common specification-driven development flow to describe registers and sequences for system-on-chip (SoC) and intellectual property (IP) enabling faster design, verification, firmware, and validation. Based on patented technology and intuitive user interfaces, Agnisys offers solutions to increase productivity and efficiency while eliminating system design and verification errors. Founded in 2007, Agnisys is based in Boston, Massachusetts, with Research and Development Centers in the US and India. www.agnisys.com

Media Contact
Contact: Christina Toole
Phone: +1 855-VERIFYY
Email: marcom@agnisys.com


Overcoming the weaknesses of traditional natural language specifications requires writing the specifications in a precise format rather than natural language, and making this format executable so that tools can generate as many files as possible for the design, verification, programming, validation, and documentation teams. Learn how Agnisys approaches a solution to this challenge that is available today.

streamline semiconductor design verification validation documentation