SEMICONDUCTOR DESIGN AND VERIFICATION ARTICLES

Our Latest Blogs

Automotive ISO 26262 Design and Verification Challenges

Abstract ISO 26262, derived from the IEC 61508 standard, is critical in ensuring the functional safety of automotive electronic and...

Optimizing Hardware Design with SystemRDL

  Efficient management of registers and memory maps is critical for the success of modern System-on-Chip (SoC) designs. As SoCs...

Hardware/Software co-design and co-verification of embedded systems with Registers

Introduction Usually, Any Digital Peripheral Custom IP is divided into two sections. One is designed logic circuits based on their...

Vivado Support with IDesignSpec Suite

IDesignSpecTM (IDS) is a product suite that improves the productivity of FPGA/ASIC, IP/SoC, and system development teams. These products encompass...

The Agnisys PSS Extension in VS Code: Enhancing Portable Stimulus Development with Validation, Hinting, and Fast Development

The Agnisys PSS (Portable Stimulus Standard) Extension in Visual Studio Code (VS Code) is an essential tool for hardware verification...

The Agnisys SystemRDL Extension in VS Code: Revolutionizing Register Design Validation and Development

The Agnisys SystemRDL Extension in Visual Studio Code (VS Code) is a powerful tool for hardware designers working with SystemRDL—the...

Clock Domain Crossing Circuitry Generation

  The Agnisys IDesignSpec™  Suite provides comprehensive clock domain crossing (CDC) circuitry support for both hardware and software. Key synchronization...

Low Power Design Generation

Agnisys IDesignSpec™  optimizes low power design through advanced clock gating. By disabling the clock for inactive registers, IDS reduces dynamic...

Special Functional Safety Features

IDesignSpec™  enhances system reliability in safety-critical applications with features like SECDED, which corrects single-bit errors and detects two-bit errors, preventing...
Scroll to Top