Login
Get Started
Products
IDesignSpec GDI
IDS-Batch CLI
IDS-Verify
IDS-Validate
IDS-Integrate
IDS-IPGen
Solutions
Functional Safety
FPGA
About
Events
News
Newsletters
Careers
Partners
Resources
Case Studies
Interviews
Podcasts
Presentations
Videos
Webinars
Whitepapers
Blog
Contact
Agnisys Newsletters
September 13, 2022
Newsletter 2022 Q3 | Agnisys
Newsletter 2022 Q3 with a remarkable set of product updates.
Read More
June 15, 2022
Newletter 2022 Q2
Agnisys Newsletter Q2 2022
Read More
December 31, 2021
Newsletter 2022 Q1 | Agnisys
Agnisys newsletter Q4 2021 - New capabilities in the IDesignSpec family of products
Read More
September 30, 2021
Newsletter 2021 Q3 | Agnisys
Various new significant enhancements have been introduced recently in products
Read More
June 26, 2021
Newsletter 2021 Q2 | Agnisys
Significant new enhancements to IDS are Multicast/Broadcast Address Decoder, parameterization update of...
Read More
April 6, 2021
Newsletter 2021 Q1 | Agnisys
A significant new enhancement to IDS has been the introduction of SRAM based register implementation.
Read More
December 31, 2020
Newsletter 2020 Q4 | Agnisys
New product enhancements include Parametrization using SystemRDL, Functional Safety, and Security.
Read More
October 8, 2020
Newsletter 2020 Q3 | Agnisys
A significant new enhancement to IDS has been chip-in-chip, now the chip can be a container for other chip...
Read More
July 14, 2020
Newsletter 2020 Q2 | Agnisys
The basic differences between Paged registers and Alternate register, Auto-Mirroring for volatile registers,...
Read More
December 9, 2019
Newsletter 2019 Q4 | Agnisys
This will focus on Board Prototyping, Field Error Signals, Traceability in IDesignSpec and Verification...
Read More
August 5, 2019
Newsletter 2019 Q3 | Agnisys
In this newsletter, you will find thoughts and insights about SystemRDL loopholes, security design strategies...
Read More
April 12, 2019
Newsletter 2019 Q2 | Agnisys
In this newsletter, you will find articles about the basic differences between SystemRDL, YAML & RALF,...
Read More
January 14, 2019
Newsletter 2019 Q1 | Agnisys
In this newsletter, you will find articles about the basic differences between IP-XACT and SystemRDL, best...
Read More
October 12, 2018
DVCon Europe Special Edition – Agnisys Spotlight 2018 | Agnisys
With DVCon Europe 2018 just around the corner, this special edition of the Agnisys Newsletter focuses its...
Read More
June 25, 2018
DAC Special Edition – Agnisys Spotlight 2018 | Agnisys
A lot is happening at Agnisys this quarter. We are delighted to introduce this DAC Special Edition of the...
Read More
February 22, 2018
DVCon US 2018 Special Edition | Agnisys
With DVCon 2018 just around the corner, this special edition of the Agnisys Newsletter focuses its spotlight...
Read More
December 28, 2017
Spotlight – 2017 Dec | Agnisys
Agnisys has created a new Integrated Development Environment (IDE) – IDS NextGen, which enables users to...
Read More
October 16, 2017
Spotlight – 2017 Oct | Agnisys
The input format of Duolog is now supported by IDesignSpec with outputs including Verilog, UVM, CHeader, and...
Read More
June 1, 2017
Spotlight – 2017 June | Agnisys
Special FIFO Register - Bigger reg width registers in IDesignSpec - and more
Read More
February 24, 2017
Spotlight – 2017 Feb | Agnisys
IP-XACT is an industry standard IEEE 1685-2009/2014 which is recognized by the electronics community as the...
Read More
November 21, 2016
Spotlight – 2016 Nov | Agnisys
many product updates in this newsletter.
Read More
August 17, 2016
Spotlight- 2016 Aug | Agnisys
In this issue we bring you examples and case studies about how system development teams – hardware...
Read More
