lp header

Automated Pre-Silicon and Post-Silicon Validation

The register verification capabilities of IDS-Verify are extended to your pre-silicon and post-silicon validation by IDS-Validate. IDS-Validate automatically generates both UVM and C/C++ sequences, including specified custom sequences, that exhaustively test your memories and registers. IDS-Validate also extends beyond registers and memories to generate verification environments and user-defined functional tests to verify the functional behavior of your custom design blocks.

Reduction of Verification and Validation Time for SoCs

IDS-Validate is the solution for SOC/IP teams who aim to cut down the verification your validation time. The automatic generation of UVM and sequences enables exhaustive testing of memories and register maps.

IDS-Validate also provides a way to generate custom tests for your boards as well as UVM and UVM-C based environments through a common specification. This provides a solution for your firmware engineers to write and debug their device drivers and application software.

More Details: Getting Started with IDS-Validate

2-diagram (1)_page-0001

How IDS-Validate Enhances Your Development Process


Automatic test generation

From a single specification using IDesignSpec GDI, Python, or Microsoft Excel, you can automatically generate tests that run in UVM and UVM-C/C++ hybrid environments, as well as on physical boards. Thus, IDS-Validate covers both initial pre-silicon validation (also known as hardware-software co-verification) and final post-silicon validation in your bring-up lab.

The generated hybrid environments can run both C/C++ and UVM tests, coordinated by a synchronizer component also generated by IDS-Validate. The environments are capable of handling interrupts and their associated interrupt service routines (ISRs). You can test the connections between your design blocks and use the generated environment as a starting point for developing a complete SoC verification environment.

You can run the generated C/C++ code on your own embedded processors, or you can use a RISC-V SweRV Core EH1 packaged with IDS-Validate.


Automation of portable sequences from a specification

IDS-Validate also unifies the creation of portable sequences from a golden specification. You can capture sequences in Python, spreadsheet format, or the Sequence view of IDesignSpec GDI and generate multiple output formats for a variety of domains:

  • UVM sequences for verification
  • SystemVerilog sequences for validation
  • C code for firmware and device driver development
  • Specialized formats for automated test equipment (ATE)
  • Hooks to the latest Portable Stimulus Standard (PSS)
  • Documentation outputs such as HTML and flowchart

The sequence constructs include loops, if-else, wait, and switch statements to change the interfaces, specify encoding formats, deal with time-unit differences, use macros, specify variants, and use return statements to return user errors from sequences. The constructs support constrained variables for randomized sequences, and handling of indirect and interrupt registers.


Download the IDesignSpec Suite Brochure

View a summary of each product and how the suite enables your semiconductor teams to more rapidly develop products while improving efficiency.

Benefits of IDS-Validate

IDS-Validate automates much of the effort involved in pre-silicon co-verification of hardware and software, especially for the registers that define the interaction between these two domains. This benefit extends all the way into post-silicon validation in your bring-up lab, where much of the same C/C++ can be run. Because the C/C++ programs are used to configure the design blocks, the configuration sequences can be used for testing as well as for software development. In addition, your embedded programmers can use the generated C/C++ code to develop and debug the SoC production software as well as device drivers.

What Our Clients Say

Ricky Lau
Ricky Lau
The Six Semiconductor CTA and Co-Founder
Our register specification changes constantly during most of our IP project schedule, and we simply re-run IDS to propagate those changes and re-generate the output files....
Michele Quinto
Michele Quinto
With IDesignSpec the product was very easy to use and development follows naturally after requirements and documentation; consistency between firmware and software code is guaranteed.
Bahaa Osman
Bahaa Osman
FABU America’s Verification TeamLeader
Our experience with IDesignSpec has been extremely positive. We were looking for a tool that could describe our registers in a user-friendly input format. ....
Alon Scheptol, Design Engineer
Alon Scheptol, Design Engineer
IDesignSpec is fully loaded with capabilities and usage simplicity combined with great support
Charles Qi, VP of Engineering
Charles Qi, VP of Engineering
Our Engineering team is convinced that Agnisys’ IDesignSpec is a great tool to help them improve their productivity significantly
Khalid Chishti, Sr. Design Engineering Manager
Khalid Chishti, Sr. Design Engineering Manager
Allegro Microsystems
Things change over time and I think the biggest value added for Agnisys for us has been changing of a spec and then generating code directly within minutes.
Teja Panchagnula, Verification Engineer
Teja Panchagnula, Verification Engineer
Analog Inference
IDesignSpec really fit … and it was pretty straightforward: the documentation, the support that they had, and even the registers that it created.
Paritosh Kulkarni, Lead Silicon and FPGA Architect
Paritosh Kulkarni, Lead Silicon and FPGA Architect
With Agnisys you have a single automated flow … I would say it has saved us many days and months over the past four years in not having to debug any issue related to registers.

Request a Product Evaluation