UVM Register Model Generator, SystemRDL Compiler, IP-XACT Compiler
Equipped with user-friendly templates, you can specify your registers using any of the add-ins to Word, Excel, OpenOffice Calc or FrameMaker. Built with high-performance IP-XACT compiler and SystemRDL compiler, simple and complex registers can be created hierarchically such that large SoC designs are divided into manageable sub-blocks that are represented symbolically, designed and connected together. This methodology enables you to work on different parts of the de-sign in parallel with a large team. Users are able to convert register spec from IP-XACT to UVM or from SystemRDL to IP-XACT.
Based on the golden specification, various SoC teams can use the high-performance code generators via GUI or command line. The generated RTL Code (VHDL, Verilog, SystemVerilog or SystemC) for the registers is human-readable with easy-to-follow comments. The RTL also includes a bus slave and a decode logic specific to the bus protocol (AHB, APB, AXI, AXI-Lite, TileLink, or proprietary), ensuring instant connection of the application logic to the register bus. The UVM Register Model Generater generates UVM verification model with Register Arrays, Memories, Indirect Access Registers, FIFO Registers and Coverage, Constraints Models and hdl_path. Users are able to customize various outputs by using our popular Velocity Template and TCL API, enabling you to meet various requirements for RTL, C++ Classes, verification code and documentation.
The UVM library includes examples of few commonly used special registers such as Indirect, Indexed, Alias and RO/WO Registers. But today’s SoCs demand more specialized register behavior to meet various HW/SW interface requirements. IDesignSpec supports over 20 special registers including Shadow, Lock, Trigger-Buffer, Interrupt, Counter or External. CDC techniques are also supported for proper synchronization on both HW and SW interface.
The customizable Document Generator can output file formats such as HTML, PDF, Custom PDF, .doc, .xls, DITA, IP-XACT, SystemRDL or ARM CMSIS.
- IDEX Biometrics Selects Agnisys IDesignSpec to Aid Development of the Next-Generation ASICs for IoT Security
- FABU America, Developer of SoCs for Autonomous Driving, Selects Agnisys IDesignSpec to Create an Executable Design Specification
- Agnisys to showcase Portable Implementation Sequence Generator for PSS Tools and present ‘Register Automation using Machine Learning’ at DVCON US 2019
IDesignSpec™ – Key Features
Easy to use plugin for popular editors ensures a very rapid adoption rate
Powerful code generation keeps your specification synchronized with product development.
Extensible: User defined transformations using Tcl or XSLT
Automatically verify all addressable registers in the design to ensure generated register code is correct
Create synthesizable code for registers for design teams and keep them synchronized with requirements
Faster and more accurate Device Driver, Firmware and application software development eliminates errors in communication of interfaces between functional teams
Automatically create product documentation for customers and technical publications
Improves productivity of engineers and quality of results
Supports Architecture, Design, Verification, Diagnostics, Firmware, Application Software and Documentation teams
Advanced UVM Code Generator with SystemRDL to IP-XACT and IP-XACT to UVM Functionalities
What is IP-XACT?
An Accellera standard that provides EDA vendors, IP providers, and SoC design communities with a well-defined and unified specification for the meta-data that represents the components and designs within an electronic system. IDesignSpec includes an IP-XACT Compiler that is able to parse IP-XACT files and output RTL, C Headers and documentation, and supports IP-XACT to UVM verification model conversion.
What is SystemRDL?
Another Accellera standard that supports the full project cycle of registers from the specification, model generation, and design verification to maintenance and documentation. SystemRDL minimizes the problems encountered in describing and managing registers. IDesignSpec includes a SystemRDL Compiler that is able to parse SystemRDL files and output RTL, C Headers and documentation, and supports SystemRDL to IP-XACT conversion.
IDesignSpec is available as s a plug-in for popular editors that are commonly used to document registers (Microsoft Word, Microsoft Excel) and as a command line utility for Windows, Linux and Solaris platforms.
IDesignSpec has three licensing options, Node Locked, Floating Network License and WAN licensing.
Advanced UVM Code Generator
Based on the register definition in IP-XACT or SystemRDL (also Word, Excel or YAML), the UVM Code Generator is able to generate a comprehensive UVM register model with an instance of a register block, files, arrays and memories. Users are also able to define the required coverage type for fields, bits and address-map, and the UVM code generator is able to generate the coverage code for all the components inside the top level block.Customizing the code is simple to do by using several UVM properties such as hdl_path, uvm_add_regmap, uvm_backdoor/frontdoor – the UVM code generator will generate the UVM code based on the properties.