News Articles
AUGER: Celebrating Our Users
In my last post, I discussed the importance of partners to the EDA industry in general, and to Agnisys in particular. Partnerships exist because our users demand them. In today’s post I’d like to focus on a group even more vital to us than partners: the users themselves. I’m choosing this topic partly to highlight our very first Agnisys User Group Educational Roundtable (AUGER), coming up in a few weeks and held virtually as has become ...
Repurposing von Neumann Architecture with SRAM-based Register Files
By Louie De Luna, Agnisys Chief Product Evangelist The conventional von Neumann architecture has been the workhorse of computing for several decades, but with the advent of AI applications and big data the entire ...
Not your Average UVM Testbench Generator – Unveiling at DAC 2019
By Louie De Luna, Agnisys Chief Product Evangelist Being so immersed in the work and technology, it’s easy to forget where we are in this technological revolution. Some of us didn’t really appreciate the impact of the ...
Most Popular Posts
Setting the Stage for the Next Abstraction
Using abstraction, designers are able to focus on the high-level design & tests while the tools took care of the automation at the low-level.
Register Automation using Machine Learning
By Louie De Luna, Agnisys Director of Sales and Marketing Right after Google’s AlphaGo system defeated a human Go world champion in 2015, the hype of deep learning and machine learning (ML) was quickly assimilated into ...
It’s All In The Sequence
Whether dealing with SoCs or a disaster in space, determining the correct set of steps is vital. No project team wants a “Houston, we have a problem,” moment. And yet, they happen all too frequently, even though there ...
Making Way For Register Specification Software
While more registers means more functionality and configurability, more is not always better. No one gives much thought to the heating, ventilation and air conditioning registers in the house–typically, two in each ...
The Ultimate Shift Left
Important observations from Einstein and New England’s ice traders.. Albert Einstein defined it well: “Insanity is doing the same thing over and over again and expecting different results.” I have come across several ...
2015 Year End review – DV Challenges
Wow what a marvelous year 2015 has been to Agnisys, with full of events at the various technical exhibitions, new customers, new features and new products and not to forget – new partnership. It would be unfair to say ...
Does UVM sometimes make you feel stupid?
Somewhere in the deep trenches of a UVM based verification project, an engineer teeters on the verge of insanity. As the saying goes, the faint of heart need not attempt UVM based verification. But what makes it so ...
Questa® VIP validates IDesignSpec generated IP
In our domain, we automatically generate registers and memory interface which can interface with all the standard bus protocols. If we take a look at the AMBA®AXI4Lite bus protocol, it has different channels for ...
DVCON 2014: Strong Focus on both, Design & Verification
Here we go! The Design and Verification Conference (DVCON 2014) is round the corner. Make sure you register for the event which has been one of the premier conferences for IC design and verification engineers. This ...
Begin Initialization Sequence – 10, 9, 8, …
Launching new capability to specify Sequences in IDesignSpec