DAC 2025

Agnisys is the Pioneer and Industry Leader in Golden Executable Specification Solutions™

Please complete the form on the right to schedule a call.

Agnisys exhibited at DAC 2025, where we showcased our latest innovations in design automation, embedded systems, and standards-driven development. Visitors stopped by Booth #2622 on the 2nd floor to discover how we enabled faster, smarter, and more interoperable hardware design through automation and collaboration.

Agnisys has announced version 9 of IDesignSpec Suite

  • Simplified use model, imported user interface
  • Support for latest standards: CDC, UPF, SDC, IP-XACT
  • Verify, Validate updates, support for VHDL
  • Java & C/C++ API for custom plugins 
  • Bus interfaces, Bridges, convertors, crossbars, decoders for addressable buses used in SoC design 

Schedule a Call

Agnisys.com needs the contact information you provide to us to contact you about our products and services. You may unsubscribe from these communications at anytime. For information on how to unsubscribe, as well as our privacy practices and commitment to protecting your privacy, check out our Privacy Policy.

IDS-Integrate Enhancements

  • UPF, CDC and SDC support (Reading and Generation)
  • Generation of C/C++ header, Documentation 
  • Git Integration
  • Plugin using Java or C++ API
  • API Hinting support in Visual Studio Code
  • IP-XACT 2022 Support
  • Full SV support (Reading and Generation)
Learn More

AI**2 : Agnisys Inc. Artificial Intelligence

The predicted end of manual verification is here using AI. With the new AI**2 collaboration platform, Agnisys has announced significant reduction in testbench and test creation time.

Read Our Article

IDS-FPGA

Agnisys’ most popular product for front-end automation – The IDesignSpec Suite, has been repackaged & repurposed for FPGA users. It’s called IDS-FPGA.
Users can create the register map & programming sequences for their FPGA design within their FPGA tools and generate Design, Verification, Validation collateral with a click. Design files can be Verilog, SV or VHDL, UVM model, testbench, tests & programming sequences are generated in Verification. C/C++ based programming sequence that runs in the FPGA Validation env to the FPGA prototype board. Currently AMD Vivado & Altera Quartus are supported.

Agnisys, Inc. CEO Anupam Bakshi was interviewed by Sanjay Gangal at DAC 2025!

Catch his insights on design automation and standards-driven innovation.

Thank you to everyone who visited the Agnisys booth at DAC 2025! We truly appreciated the opportunity to connect, share our latest innovations, and discuss how automation and standards-driven design can transform hardware development. We look forward to staying in touch and helping you accelerate your hardware development journey.

Scroll to Top