In this webinar, we showcased how Agnisys IDS-Integrate simplifies and automates the process of IP integration in SoC designs. We demonstrated how IDS-Integrate reduces manual effort and errors by using its TCL and Python-based API to automatically connect IPs based on predefined rules. Key features such as hierarchy manipulation, automatic connectivity, and TGI (Tight Generator Interface) access were explored in detail. Attendees learned how the tool generates RTL and IP-XACT outputs, helping ensure design consistency and significantly accelerating complex SoC development. The session highlighted how IDS-Integrate enhances productivity and accuracy in IP integration workflows.

eBook: How Agnisys Eliminates Redundancies in Semiconductor Design, Verification, and Validation

Overcoming the weaknesses of traditional natural language specifications requires writing the specifications in a precise format rather than natural language, and making this format executable so that tools can generate as many files as possible for the design, verification, programming, validation, and documentation teams. Such a solution is available today.

Recent Blog Articles

Will AI Eliminate Verification?

  A recent blog post looked at the impact artificial intelligence (AI) is having on chip development, focusing on register-transfer-level...

Webinar on Fastest SoC Front-End Design Using Agnisys (Part 2)

  Taking IP Integration Efficiency to the Next Level Designing modern System-on-Chip (SoC) architectures continues to grow in complexity, particularly...

Newsletter 2025 Q2

  Welcome to the Agnisys Q2 2025 Newsletter, your go-to source for the latest updates and enhancements to everything related...

Request a Product Evaluation

Scroll to Top