lp header

Agnisys to Develop Next-Generation GDDR6 PHY IP for Six Semiconductor

BOSTON, MA – December 3, 2019 – Agnisys, Inc.® today announced that The Six Semiconductor Inc., an analog mixed-signal IP & Services provider within the semiconductor industry, has chosen Agnisys IDesignSpec™ software for developing their latest GDDR6 Memory PHY IP.

“We use IDesignSpec for design and verification of our Control/Status Registers (CSR) in the range of 15K -30K registers, and auto-generate from the tool synthesizable Verilog, UVM register model for verification, C headers and API for firmware and HTML for documentation.  It provides a massive productivity increase over hand-editing these files, with over 50,000 lines of code being generated very quickly”, said Ricky Lau, Founder/CTO, The Six Semiconductor.

“We are able to have significant control over the UVM generation, adding  specific coverage items and even incorporating our own register classes,” Ricky Lau added.  “We’re currently expanding the use of the tool to integrate even more tightly with software development, to help keep the register descriptions and header generation in sync with the actual hardware.  In all, it’s been the best kind of tool, one that removes useless drudgery and facilitates our workflow.  Clearly a great tool to have in the toolbox.”

“High-performance memory solutions are critical for today’s computational workloads in the areas of deep learning training, crypto mining, and other big data analytics,” said Anupam Bakshi, Agnisys CEO and Founder. “We look forward to further enhancing IDesignSpec to meet the new requirements of next-generation memory architectures from The Six Semiconductor.”

About IDesignSpec

IDesignSpec is an award-winning product that helps IP/SoC Design architects and engineers to create executable specification for registers and automatically generate output for SW/HW teams. The specifications can be written in Microsoft® Word™ or Excel™, LibreOffice™ with IDesignSpec editor Plugin or text-based industry standard formats like SystemRDL, RALF, IP-XACT. IDesignSpec captures simple as well as special registers, signals, interrupts, and then generates synthesizable RTL code and interfaces to ARM AMBA® buses like AXI, AHB, APB, AHB3Lite, and other standard and proprietary buses.

About The Six Semiconductor

The Six Semiconductor Inc is an analog mixed-signal integrated circuit IP startup based in Toronto, Canada. It provides optimized circuit design with full custom design flow, focusing on schematic-layout co-design optimization; an art that is lost with modern tools design flow. This allows for easy and quick customization of IP efficiently tailored to our customers’ needs.  Their current IP portfolio includes a GDDR6 PHY IP designed in advanced FinFET technology process, with best in class PPA (Performance, Power, Area).

About Agnisys

Agnisys, Inc. is a leading supplier of Electronic Design Automation (EDA) software for solving complex design and verification problems for system development. Its products provide a common specification-driven development flow to describe registers and sequences for System-on-Chip (SoC) and intellectual property (IP) enabling faster design, verification, firmware, and validation. Based on patented technology and intuitive user interfaces, its products increase productivity and efficiency while eliminating system design and verification errors. Founded in 2007, Agnisys is based in Boston, Massachusetts with R&D centers in the United States and India. www.agnisys.com

IDesignSpec™ is a trademark of Agnisys, Inc. All other trademarks cited herein are the property of their respective owners.

Phone: +1 855-VERIFYY
Email: marcom@agnisys.com

Overcoming the weaknesses of traditional natural language specifications requires writing the specifications in a precise format rather than natural language, and making this format executable so that tools can generate as many files as possible for the design, verification, programming, validation, and documentation teams. Learn how Agnisys approaches a solution to this challenge that is available today.

streamline semiconductor design verification validation documentation