Semiconductor Design & Verification

Automatic Generation of a Network-on-Chip Interconnect

As the art of chip design began to mature, interconnecting major blocks required more than just ad hoc collections of signals. […]