From Cross-Platform Specification to Code Generation at the Enterprise Level

Capture your register and sequence specifications for IPs and SoCs from the individual IP to the enterprise level using IDS-NextGen.

We hope you enjoy the webinar.

Once you are done with the webinar, please enjoy the other resources on our website.

eBook: How Agnisys Eliminates Redundancies in Semiconductor Design, Verification, and Validation

Overcoming the weaknesses of traditional natural language specifications requires writing the specifications in a precise format rather than natural language, and making this format executable so that tools can generate as many files as possible for the design, verification, programming, validation, and documentation teams. Such a solution is available today.

Automatic Generation of a Network-on-Chip Interconnect

ByAgnisys August 24, 2026 Semiconductor Design & Verification

As the art of chip design began to mature, interconnecting major blocks required more than just ad hoc collections of signals...

Figure 1 AXI4 NoC (4 Initiators and 12 Targets)

IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design

ByAgnisys August 10, 2026 Semiconductor Design & Verification

Introduction As SoC designs continue to grow in complexity, the communication infrastructure connecting various IP blocks becomes increasingly important. Traditional...