A Quick Look Back at a Virtual DAC
In my last blog post, I talked a bit about the history of the annual Design Automation Conference (DAC) and […]
Design Validation
Unlock ISO 26262 Certification Success with Agnisys for ASICs
Within the automotive sector, the safety of electrical and electronic systems (E/E) is mission-critical. As many of you likely already
Not your Average UVM Testbench Generator – Unveiling at DAC 2019
By Louie De Luna, Agnisys Chief Product Evangelist
How to Automatically Generate Better IC Design Registers
There is probably no component more ubiquitous across integrated circuit (IC) and intellectual property (IP) designs than registers. Addressable registers
News
Agnisys Demonstrates Solutions For RISC-V System Development
Milpitas, Calif., December 04, 2019 – Agnisys, Inc., will present its customer proven SoC design and intellectual property (IP) solutions
News
Agnisys Presents ISequenceSpec Sequence Generator at DVCon India 2019
Bangalore, India – September 11, 2019 – Agnisys, Inc., the leading EDA provider of the industry’s most comprehensive solution for
News
Agnisys Showcases Test Sequence Generator at DVCon Europe
Munich, Germany – October 21, 2019 – Agnisys, Inc., the leading EDA provider of the industry’s most comprehensive solution for Design
News
Agnisys Announces Three New Design and Verification Flow Products
Three new products generate IP, assemble complete chips, and provide a common front end for SoC automation BOSTON, Mass. –
