Recent From Agnisys
- Tool Qualification Kit for Functional Safety Compliance
- Tight Generator Interface support in SoC-E
- Chip-in-Chip support for multiple input format
- Formal Verification through ARV-Formal™
- Automating UVM-Based IP and SoC Functional Verification
Different Categories
- Agnisys Events
- Automatic Register Verification
- Design Automation Conference – DAC
- Design Verification Conference – DVCON
- DVCon
- DVinsight
- EDA Products
- Embedded Software
- HSI
- IDesignSpec
- ISequenceSpec
- IVerifySpec
- Machine Learning
- Newsletter 2022 Q1
- Semiconductor Design
- Software
- Specification
- Specta-AV
- Test Bench Generator
- uncategorized
- UVM
- Verification