SEMICONDUCTOR DESIGN AND VERIFICATION ARTICLES

Our Latest Blogs

An Update on Functional Safety and ISO 26262

Just about a year ago, I published a blog post about the emerging need for better functional safety and security...

Semiconductor Data Sheet Automation – Just The Way You Want It

Moore’s law prediction about the increase in density of an SoC design continues to prove accurate with each advancement of...

Next Gen SystemRDL: Implementing Registers with IDesignSpec

Typically thousands of registers are required for today’s complex designs, which are used to control the operations of the SOC...

Automating the UVM Register Abstraction Layer (RAL)

It’s hard to think of any electronic design automation (EDA) innovation that’s had more impact than the Universal Verification Methodology...

What Every Engineer Should Know About SoC Register Generation

Register Generation is a Must-Have Capability Today’s SoC designs contain several thousands of registers and memory map elements. The design...

How to Automatically Generate Better IC Design Registers

There is probably no component more ubiquitous across integrated circuit (IC) and intellectual property (IP) designs than registers. Addressable registers...

Efficient System-Level Verification: UVM and Embedded C/C++

As regular readers know, Agnisys is the leader in specification automation. From various forms of executable design specifications, we generate...
Scroll to Top