Webinar: Introduction to System RDL Part One
SystemRDL 2.0 Register Description Language is the industry standard from Accellera used for describing control/status registers and memories in circuit designs.
We hope you enjoy the webinar.
eBook: How Agnisys Eliminates Redundancies in Semiconductor Design, Verification, and Validation
Overcoming the weaknesses of traditional natural language specifications requires writing the specifications in a precise format rather than natural language, and making this format executable so that tools can generate as many files as possible for the design, verification, programming, validation, and documentation teams. Such a solution is available today.
Recent Blog Articles
Taking Stock of the Past Year
As we transition into 2023, it’s a good time to look back over the past year and assess it, much as I did a year ago. Anupam Bakshi offers thoughts on 2022
Tool Qualification Kit for Functional Safety Compliance
With growing advancements in hardware designs, the complexity of designs has increased multiple folds and brought great challenges to the lifecycle of quality management, development, validation, verification, and ...
Tight Generator Interface support in SoC-E
As per IP-XACT User Guide, IP-XACT defines an API called Tight Generator Interface (TGI) to query, modify, create, and delete IP-XACT XML documents. The standard defines this API in terms of SOAP (Simple Object Access ...
