Log In
Agnisys
  • Products
    • IDesignSpec™
      • IDS NextGen™
    • ASVV™
    • Specta-AV™
      • ARV™
      • ISequenceSpec™
    • SLIP-G™
    • SoC Enterprise™
    • DVinsight™
  • Services
    • Hardware Verification
    • Register Management & Automation
    • Training Services
  • Media Room
    • Newsletter
    • Blog | Agnisys
    • Whitepaper & Case Study
    • Videos
    • Press Release
    • Events
    • Press Coverage
    • Resources
    • Our Customers
    • Testimonials
  • About Us
    • Company Overview
    • Management
    • Career
    • Partner Program
      • Agnisys Fusion Partner Program
      • Spark Higher Education Program
  • Contact
Log In

Press Release

  • Home
  • /
  • News

Agnisys Delivers Fully Automated, Specification-Based Design and Verification Flow for Registers and Sequences

July 14, 2020 Uttam Sarkar

Three new products generate IP, assemble complete chips, and provide a common front end for SoC automation BOSTON, Mass. – July 20, 2020 – Agnisys, Inc.®, the leading EDA provider of

Read more

Agnisys Takes the Open COVID Pledge to Fight Pandemic

May 9, 2020

Free design IP, verification IP, and software available for development of medical applications BOSTON, MASSACHUSETTS, UNITED STATES, May 9, 2020 /EINPresswire.com/ -- Agnisys, Inc., the leading

Read more

The Six Semiconductor Selects Agnisys IDesignSpec to Develop Next-Generation GDDR6 PHY IP

December 3, 2019 marketing@agnisys.com

BOSTON, MA – December 3, 2019 - Agnisys, Inc.® today announced that The Six Semiconductor Inc., an analog mixed-signal IP & Services provider within the semiconductor industry, has chosen

Read more

Agnisys to Demonstrate Solutions For RISC-V System Development at RISC-V Summit 2019

December 2, 2019 marketing@agnisys.com

Milpitas, Calif., December 04, 2019 – Agnisys, Inc., will present its customer proven SoC design and intellectual property (IP) solutions at the RISC-V Summit, December 10 - 12,

Read more

Agnisys Launches Global Distribution, Enhancing Service and Support for Its Growing User Base Around the World

October 27, 2019 marketing@agnisys.com

Boston, Massachusetts – October 28, 2019 - Agnisys, Inc., the leading EDA provider of the industry’s most comprehensive solution for Design and Verification of SoC Hardware/Software Interface (HSI), today

Read more

Agnisys @ DVCon Europe: Showcasing Test Sequence Generator for RISC-V Cores and SoCs

October 21, 2019 marketing@agnisys.com

Munich, Germany - October 21, 2019 – Agnisys, Inc., the leading EDA provider of the industry’s most comprehensive solution for Design and Verification of SoC Hardware/Software Interface (HSI), to showcase a

Read more

Agnisys @ DVCON India 2019: Presenting the Latest Release of ISequenceSpec Sequence Generator for Custom IPs

September 11, 2019 marketing@agnisys.com

Bangalore, India – September 11, 2019 - Agnisys, Inc., the leading EDA provider of the industry’s most comprehensive solution for Design and Verification of SoC Hardware/Software Interface (HSI), to present

Read more

Agnisys to Unveil Specta-AV at DAC 2019 Signaling the End of Manual UVM Coding

May 19, 2019 marketing@agnisys.com

BOSTON, MA – May 20, 2019 - Agnisys, Inc. to unveil Specta-AV™, a comprehensive UVM Testbench Generator for today’s IPs/SoCs, at the Design Automation Conference (DAC) June 3-5, 2019

Read more

IDEX Biometrics Selects Agnisys IDesignSpec to Aid Development of the Next-Generation ASICs for IoT Security

April 8, 2019 marketing@agnisys.com

BOSTON, MA – April 8, 2019 - Agnisys, Inc. today announced that IDEX Biometrics® (OSE: IDEX),  the leading provider of fingerprint identification technologies has chosen Agnisys Read more

Agnisys to Present Implementation-Level Sequence Generator for Perspec™ at CDNLive 2019

March 17, 2019 marketing@agnisys.com Comments Off on Agnisys to Present Implementation-Level Sequence Generator for Perspec™ at CDNLive 2019

San Jose, California – March 20, 2019 – Agnisys Inc., the leading EDA provider of the industry’s most comprehensive solution for Design and Verification of the Hardware/Software Interface (HSI), has

Read more

  • 1
  • 2
  • …
  • 4
Register for AUGER 2021
Recent Posts
  • A Unified Development Flow for Embedded Systems
  • Functional Safety and Security in Embedded Systems
  • A Unified Flow for Embedded Systems Development
  • Automatic Handling of Register Clock Domain Crossings
  • Specification-Driven UVM Testbench Generation

Products

  • IDesignSpec™
  • ISequenceSpec™
  • IDS NextGen™
  • ARV™
  • DVInsight™

Services

  • Hardware Design
  • Register Management & Design
  • Training Service

Media Room

  • Events
  • Newsletters
  • Blog | Agnisys
  • Whitepaper & Case Study
  • Videos
  • Testimonials
  • Our Customers
  • Press Release

About Company

  • Company Overview
  • Management
  • Career
  • Agnisys Partners
  • Contact

Copyright© 2021 Agnisys, Inc. All Rights Reserved.