Semiconductor Design and Verification Articles
April 25, 2023
How to Improve Your IC Design and Reduce Errors with Automation Solutions from Agnisys
How to improve your IC and IP designs and reduce errors with industry-leading executable specification automation solutions from Agnisys.
April 14, 2023
How to Automatically Generate Better IC Design Registers
How to automatically generate addressable registers for hardware-software interface (HSI)
January 3, 2023
Taking Stock of the Past Year
As we transition into 2023, it’s a good time to look back over the past year and assess it, much as I did a year ago. Anupam Bakshi offers thoughts on 2022
Most Popular Posts
-
Three Steps to Set Up a RISC-V SoC UVM Testbench -
How to Automatically Generate Better IC Design Registers -
How to Improve Your IC Design and Reduce Errors with Automation Solutions from Agnisys -
Automating the UVM Register Abstraction Layer (RAL) -
Functional Safety and Security in Embedded Systems -
Different flows for UVM Register Generation
April 6, 2022
Agnisys – Certified Safe for ISO 26262 Design
Agnisys has customers designing all sorts of intellectual property (IP) blocks, application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), and system-on-chip (SoC) devices across a wide ...